

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 605 401 A3

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **94104303.6**(51) Int. Cl.⁵: **G06F 15/80**(22) Date of filing: **18.09.89**

(30) Priority: **19.09.88 JP 234545/88**
19.09.88 JP 234546/88

(43) Date of publication of application:
06.07.94 Bulletin 94/27

(60) Publication number of the earlier application in
accordance with Art.76 EPC: **0 360 527**

(84) Designated Contracting States:
DE FR GB

(88) Date of deferred publication of the search report:
28.09.94 Bulletin 94/39

(71) Applicant: **FUJITSU LIMITED**
1015, Kamikodanaka
Nakahara-ku
Kawasaki-shi Kanagawa 211 (JP)

(72) Inventor: **Shindo, Tatsuya, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211 (JP)
Inventor: **Kawamura, Kaoru, c/o FUJITSU**
LIMITED
Patent Department,

1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211 (JP)
Inventor: **Umeda, Masanobu, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211 (JP)
Inventor: **Shibuya, Toshiyuki, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211 (JP)
Inventor: **Miwatari, Hideki, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211 (JP)


(74) Representative: **Stebbing, Timothy Charles et**
al
Haseltine Lake & Co.
Hazlitt House
28 Southampton Buildings
Chancery Lane
London WC2A 1AT (GB)

(54) **Parallel computer system using a SIMD method.**

(57) The parallel computer system comprises: a controller (10); a plurality of control groups (G1 to G4), each constituted by a number of processor elements (14) divided from a larger number thereof, for use as an address control unit; a plurality of scheduling circuits (110), each provided for one of the control groups (G1 to G4) and operatively connected to the controller (19), and for receiving and managing an event signal designating an address for data to be processed and transmitted from an adjacent control

group; and a plurality of real address generation circuits (120) each of which is provided for one of the control groups (G1 to G4) and connected between the controller (10), scheduling circuit (110) and control group, for generating an address signal for data to be processed by the processor element (14) belonging to the control group based on a base address determined by the event signal to be managed by the scheduling circuit (110), and an address signal applied from the controller (10).

Fig. 4





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 10 4303

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	PROCEEDINGS OF THE 1988 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, vol.I, 15 August 1988, UNIVERSITY PARK, PE, USA pages 383 - 387 CHOUDHARY AND PATEL 'A parallel processing architecture for an integrated vision system' * page 383, right column, line 44 - line 51 * * page 384, left column, line 24 - right column, line 3 * * page 384, right column, line 30 - line 35; figure 1 * ---	1, 3	G06F15/80
A	US-A-4 644 496 (B. ANDREWS) 17 February 1987 * abstract; claims 1,2; figures 3,4 * ---	2	
A	WO-A-88 04076 (THINKING MACHINES CORP) 2 June 1988 * abstract; claim 1 * ---	1, 4, 5	TECHNICAL FIELDS SEARCHED (Int.Cl.5)
A	EP-A-0 020 202 (THOMSON CSF) 10 December 1980 * page 5, line 13 - line 32 * ---	1	G06F
A	COMPCON 85, 25 February 1985, SAN FRANCISCO, USA pages 60 - 65 MAPLES 'MIDAS an adaptive multiprocessor system' * paragraph B * * paragraph C * ---	1, 2	
A	EP-A-0 262 750 (THINKING MACHINES CORP) 6 April 1988 * abstract; claim 6 * -----	1, 4, 5	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 August 1994	Examiner Michel, T
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons ----- & : member of the same patent family, corresponding document	

THIS PAGE BLANK (USPTO)

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 605 401 A2

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **94104303.6**(51) Int. Cl.⁵: **G06F 15/80**(22) Date of filing: **18.09.89**

This application was filed on 18 - 03 - 1994 as a
divisional application to the application
mentioned under INID code 60.

(30) Priority: **19.09.88 JP 234545/88**
19.09.88 JP 234546/88

(43) Date of publication of application:
06.07.94 Bulletin 94/27

(60) Publication number of the earlier application in
accordance with Art.76 EPC: **0 360 527**

(84) Designated Contracting States:
DE FR GB

(71) Applicant: **FUJITSU LIMITED**
1015, Kamikodanaka
Nakahara-ku
Kawasaki-shi Kanagawa 211(JP)

(72) Inventor: **Shindo, Tatsuya, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211(JP)
Inventor: **Kawamura, Kaoru, c/o FUJITSU**
LIMITED
Patent Department,

1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211(JP)
Inventor: **Umeda, Masanobu, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211(JP)
Inventor: **Shibuya, Toshiyuki, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211(JP)
Inventor: **Miwatari, Hideki, c/o FUJITSU**
LIMITED
Patent Department,
1015 Kamikodanaka,
Nakahara-ku
Kawasaki-shi, Kanagawa 211(JP)

(74) Representative: **Stebbing, Timothy Charles et**
al
Haseltine Lake & Co.
Hazlitt House
28 Southampton Buildings
Chancery Lane
London WC2A 1AT (GB)


(54) **Parallel computer system using a SIMD method.**

(57) The parallel computer system comprises: a controller (10); a plurality of control groups (G1 to G4), each constituted by a number of processor elements (14) divided from a larger number thereof, for use as an address control unit; a plurality of scheduling circuits (110), each provided for one of the control groups (G1 to G4) and operatively connected to the controller (19), and for receiving and managing an event signal designating an address for data to be processed and transmitted from an adjacent control

group; and a plurality of real address generation circuits (120) each of which is provided for one of the control groups (G1 to G4) and connected between the controller (10), scheduling circuit (110) and control group, for generating an address signal for data to be processed by the processor element (14) belonging to the control group based on a base address determined by the event signal to be managed by the scheduling circuit (110), and an address signal applied from the controller (10).

EP 0 605 401 A2

Fig. 4



The present invention relates to a parallel computer system using a SIMD method constituted by a controller and a plurality of processor elements connected to each other in a lattice configuration.

Parallel computer systems are widely used, particularly, in the field of CAD (Computer Aided Design) which necessitates high speed calculation for a LSI (large scale integrated) circuit design. Accordingly, it is necessary to improve techniques to make these processor elements operate more efficiently in accordance with requirements of high density and high speed LSI.

There are two types of parallel computers based on the connection configuration between the processor elements and the controller. One method is called an MIMD (multiple instruction stream multiple data stream) method which is constituted by a plurality of processor elements and controllers. In this method, each of the processor elements is connected to a corresponding controller, respectively. Accordingly, it is necessary to provide the same number of controllers as there are processors. However, it is difficult to constitute a large scale parallel computer system using this method because a large number of controllers are necessary in accordance with the number of processors, which can be from several tens to several hundreds of processors.

The other method is called an SIMD (single instruction stream multiple data stream) method which is constituted by a plurality of processor elements and one controller. In this method, the controller is connected in parallel to all processor elements. Accordingly, it is possible to constitute a large scale parallel computer which has a large number of processor elements, for example, tens of thousands of processors.

In the latter method, a "Connection Machine" made by Thinking Machines Corporation uses the SIMD method. This system is constituted by several tens of thousands of processor elements.

A parallel computer system according to the present invention can control all processor elements so as to effectively and uniformly distribute the processor elements as a load.

Embodiments of the present invention may provide a parallel computer system using a SIMD method enabling high efficiency data processing and high load distribution capability.

According to the present invention, there is provided a parallel computer system using a SIMD method constituted by a controller and a plurality of processor elements, each of the processor elements having a storage unit to store data to be processed, the controller controlling operation of the processor elements, and the parallel computer system performing processing of data based on a calculation control signal transmitted from the con-

troller, the parallel computer system comprising: a plurality of control groups, each control group being constituted by a number of processor elements divided from a plurality of processor elements, to be utilized as an address control unit; a plurality of scheduling circuits, with a scheduling circuit being provided for each control group and operatively connected to the controller, for receiving and managing an event signal designating an address signal for data to be processed and transmitted from an adjacent control group; and a plurality of real address generation circuits with a real address generation circuit provided for each control group and operatively connected to the controller, the scheduling circuit and the control group, for generating an address signal for data to be processed by a processor element belonging to the control group based on a base address determined by the event signal to be managed by the scheduling circuit and an address signal applied from the controller.

Reference is made, by way of example, to the accompanying drawings in which:

Fig.1 is a basic block diagram of a type of parallel computer system useful for understanding the invention;

Fig.2 is one version of a parallel computer system shown in Fig.1;

Fig.3 is a schematic block diagram of a processor element shown in Figs. 1 and 2;

Fig.4 is a basic block diagram of a type of parallel computer system embodying the present invention;

Fig.5 is a schematic block diagram of a processor element shown in Fig.4;

Fig.6 is a view for explaining the concept of the computer system shown in Fig.4;

Fig.7 is a view for explaining the division of a virtual area shown in Fig.6;

Figs. 8A and 8B are views for explaining addresses of memory spaces shown in Fig.6;

Fig.9 is a view for explaining control groups shown in Fig.4;

Fig.10 is a block diagram of control groups and peripheral circuits;

Fig.11 is a block diagram for explaining a pseudo processor element;

Fig.12 is a detailed block diagram of a scheduling circuit shown in Fig.4;

Fig.13 is a detailed block diagram of an input circuit for the window number shown in Fig.12;

Fig.14 is a detailed block diagram of a consecutiveness detection circuit shown in Fig.12;

Fig.15 is a detailed block diagram of an even input circuit shown in Fig.12;

Fig.16 is a logic table in an event interpretation circuit shown in Fig.12;

Fig.17 is a detailed block diagram of a FIFO circuit shown in Fig.12;

Fig.18 is a detailed block diagram of a registration flag circuit shown in Fig.12;

Figs.19A to 19C are detailed block diagrams of an address calculation circuit shown in Fig.12; and

Fig.20 is a detailed block diagram of a real address generation circuit shown in Fig.12.

Figure 1 is a basic block diagram of one type of parallel computer system useful for understanding the invention, as background information. In Fig. 1, reference number 10 denotes a controller, 11 a control memory for storing a micro-code including output control signals, and 12 a global data register for performing an input/output operation of the data processed or to be processed. The control memory 11 and the global data register 12 are provided in the controller 10. Reference number 13 denotes a data collection circuit for collecting output data from processor elements (PE) 14. 15A to 15D denote control registers CR constituting a calculation control circuit and connected to each other using a pipe-line method for applying various calculation control signals to the collection circuit 13. 16A to 16D denote gathering logic units (GLU) constituting the collection circuit 13 and each constituted by a tree configuration. Reference number 17 denotes a signal line for the calculation control signal to the GLU, 18 a signal line for controlling processor elements, and 19 a data line for broadcasting global data.

Each of the processor elements comprises a data register for storing the data to be processed and an arithmetic logic unit ALU as shown in Fig. 3. The arithmetic logic unit ALU calculates the data stored in the register in response to the order transmitted from the controller 10 through the signal line 18.

Each gathering logic unit GLU 16A to 16D collects the output data transmitted from the processor elements. The gathering logic units 16A to 16D are connected in the form of a tree configuration having several stages. That is, in Fig. 1, the units 16A are the first stage, the units 16B are the second stage, and the unit 16D is the final stage. The outputs of the processor elements 14 are input to the gathering logic units 16A. The resultant calculation data obtained in the GLU's 16A are output to the GLU's 16B. Similarly, the resultant data obtained in the GLU's 16B are output to the next stage. The final stage 16D gathers all resultant data obtained in the previous stages and the data calculated in the final stage 16D is output to the global data register 12 in the controller 10.

Each of the calculation control registers CR 15A to 15D are connected in series with each other using the pipe-line method. The number of regis-

ters is equal to the number of stages in the gathering logic unit GLU. In this case, the calculation in each stage is performed in response to the calculation control signals, for example, an "ADD" calculation signal, transmitted through the signal line 17. That is, when the calculation signal "ADD" is input to the first stage 16A, the calculation suggested by the calculation signal is performed in the first stage 16A regarding the data output from the processor elements. This calculation signal is transmitted to the next stage in response to the clock signal from the controller 10 and the same calculation suggested by the calculation signal is performed in the second stage 16B. The above calculation is performed using the pipe-line method. That is, when the first calculation signal "ADD" is input to the first stage, the next calculation signal, for example, "MAX" is input to the first stage.

The synchronization of all processor elements is performed in accordance with a synchronization signal from the controller 10. The controller 10 sends the synchronization signal to all processor elements through the control line 18 to output the value "1" when each processor element completes the predetermined processing. At the same time, the signal "AND" is transmitted to the control register 15A through the control line 17.

When the calculation signal "AND" is set in the register 15A, the GLU 16A of the first stage performs an "AND" calculation regarding all output from the processor element in response to the first clock. The same "AND" calculation is performed in the GLU 16B of the next stage in response to the next clock. When the same "AND" calculation is performed in the GLU 16D of the final stage in response to the clock and the resultant data is the value "1", the controller 10 can recognize that all processor elements output the value "1".

The essential processor element having the essential data is extracted as follows. A proper processor number is previously attached to each processor element. First, the controller 10 commands the essential processor element to output the proper number. Second, the controller 10 commands another processor element to output a suitable signal, for example, the value "11---1" or "00---0". The controller 10 then sends the control signal "MAX" or "MIN" to the control register 15A. Accordingly, the essential processor element can be selected in response to "MAX" or "MIN" of the number in the collection circuit 13. In this case, a next essential processor element can be selected from the remaining processor elements excluding the first essential processor element in the same manner as the above. Accordingly, it is possible to use this circuit to select the priority order of use of a bus line.

Figure 2 illustrates one particular version of the system shown in Fig. 1. The same reference numbers as used above indicate the same components. In Fig. 2, reference number 20 denotes a processor array the elements of which are connected to each other in a lattice configuration. As explained above, the processor array and the collection circuit are controlled by the control signals from the controller 10. The control memory 11 in the controller 10 comprises a plurality of control formats 1 to n.

The controller 10 further comprises a sequencer 21 which determines the sequence for reading out the control information from the control memory 11. The global data register 12 is a register for holding the data transmitted in common to all processor elements and to receive the output data from the collection circuit 13.

Figure 3 is a schematic block of a processor element. In Fig. 3, reference number 30 denotes a data register for holding the data to be processed. 31 denotes an arithmetic logic unit ALU for calculating the data stored in the register 30. The processor element 14 is controlled by the same control signal transmitted from the controller 10. This control signal includes an address of the data register 30 and an operation code for the arithmetic logic unit 31. The processor element 14 further comprises four ports, i.e., east port (E), west port (W), north port (N) and south port (S) for communicating between adjacent processor elements. The processor element 14 further comprises an input terminal GT for inputting the data from the global data register 12, and a collection terminal CT for outputting the data.

The processor element 14 is a one-bit type and the input/output operation to the data register 30 is basically performed for each bit. Data larger than one bit is processed from the most significant bit (MSB) or the least significant bit (LSB) for each bit.

Figure 4 is a basic block diagram showing a type of parallel computer system embodying the present invention. In Fig. 4, reference number 110 denotes a scheduling circuit SC, 120 a real address generation circuit RAGC, and 150 a pseudo processor element. Further, G1 to G4 denote control groups to be used as a control unit for accessing the address. Accordingly processor elements are divided into several control groups. The scheduling circuit 110 and the real address generation circuit 120 are provided for each control group.

The scheduling circuit 110 is a circuit for receiving an event signal to designate the address and for managing the address designated by the event signal by using a queue.

The real address generation circuit 120 is a circuit for generating a real address of the data to be processed by the processor element belonging

to that control group. This generation is performed based on a base address determined by the event signal and an address signal applied from the controller 10.

The pseudo processor element 150 is provided in the boundary portion of each control group. The pseudo processor element 150 has a function of sending the data corresponding to the address of the processor element when the processor element located to the boundary portion gives and takes the data between the adjacent processor elements belonging to the adjacent control group. This circuit is provided to ensure consecutiveness between the processor elements.

Figure 5 is a schematic block diagram of a processor element shown in Fig. 4. This drawing is the same as Figure 3 except that an external memory 200 is added between the data register 30 and the real address generation circuit 120. The address of the external memory 200 is applied from the real address generation circuit 120 provided in every control group. This type of parallel computer system embodying the invention mainly relates to the address control for the external memory 200.

Figure 6 is a view for explaining the concept of the type of system shown in Fig. 4. Reference number 301 denotes an actual processor element group, 302 a first memory space corresponding to the actual processor element group 301, and 300 a second memory space (virtual area) corresponding to a virtual processor element group. Accordingly, the first memory space 302 coincides with an object area to be processed by the actual processor element group 301. In general, the object area to be processed (for example, a wire pattern area) coincides with the size of the actual processor element group. However, in this type of system the object area can be widened up to the second memory space. In this case, the actual processor element group 301 moves to the second memory space 300 so that it is possible to process data regarding the larger object area exceeding the first memory space. Therefore, although the virtual processor element group does not actually exist it is possible to obtain the same performance as the processor element group having the second memory space 300 by moving the actual processor element group 301.

Figure 7 is a view for explaining division of the virtual area shown in Fig. 6. The second memory space 300 is divided into a plurality of windows (m x n window). Accordingly, one window corresponds to the first memory space 302 processed by the actual processor element group 301. The window number is attached to each window from 0 to nm-1, respectively.

Figures 8A and 8B are views for explaining addresses of memory spaces. In Fig. 8A, the external memory 200 of one processor element 14 is divided into sixteen memory spaces for the virtual processor element. That is, "0000" to "FFFF" are addresses for the external memory each having sixteen bits, while "000" to "FFF" are addresses for the virtual area each having twelve bits. Accordingly, one actual processor element functions as sixteen virtual processor elements.

In Fig. 8B, the window number denotes the base address indicating the head of each memory space of the virtual PE (processor element) and constituted by eight bits "aaaa 0000" since a maximum of 256 windows can be provided. Since the external memory 200 is divided into sixteen blocks in this embodiment, the lower four bits are set to "0000". The virtual PE address "0000 bbbbbbbbbbbb" denotes the relative address of each memory space of the virtual PE. The virtual PE address is transmitted in common to all processor elements from the controller 10. The virtual PE address has "0000" in the upper bits in accordance with the number of the window. As explained in Fig. 8A, when the number of the window is sixteen, the virtual PE address is constituted by twelve bits. As shown in Fig. 8B, the real address "aaaabbbbbbbbbbbb" having sixteen bits of the external memory 200 can be obtained by adding (or performing an OR operation) the base address and the virtual PE address.

The processing of the data in the virtual PE is performed in such a way that the real PE sequentially processes the corresponding data in the virtual memory space divided from the real external memory 200. In this case, as the simplest method, there is a method in which the real PE always sequentially processes all virtual PE's including its own external memory. However, this method is not efficient because the virtual PE's in which the processing is not necessary are included. Accordingly, the present invention selects the virtual PE's in which the processing is necessary so that the efficiency of the processing can be raised. Therefore, the concept of the "event" is employed to realize this method in the invention.

The event is started when the conditions to be processed to the virtual PE are realized. The virtual PE which received the event is handled as the object to be processed by the real PE. The controller determines the content of the event in accordance with a program.

Figure 9 is a view for explaining control groups shown in Fig. 4. As shown in the drawing, the processor elements (PE) 14 are divided into the control groups G1, G2, ---. For example, the PE's of 128 x 128 are divided into sixteen control groups G1 to G16 each having 32 x 32 PE's.

Figure 10 is a block diagram of control groups and peripheral circuits. In Fig. 10, G1 to G16 are control groups, 110 (SC) is the scheduling circuit provided for each control group, and 120 is a real address generation circuit also provided for each control group. The scheduling circuit 110 receives the event from the PE and manages the virtual PE to be processed. The virtual PE number to be processed, i.e., the window number, is queued in the scheduling circuit 110 and sequentially processed from the head of the queue. The scheduling circuit 110 sends the base address corresponding to the virtual PE to the real address generation circuit 120. Accordingly, the scheduling circuit 110 performs the queueing and assigns the real PE.

The real address generation circuit 120 generates the real address based on the relative address of the virtual PE and the base address. In this case, the relative address indicates a kind of control signal transmitted in common from the controller to all PE's, and the base address is determined by the scheduling circuit 110. The real address is transmitted to the real PE's in each control group.

The scheduling circuit 110 is connected to four adjacent scheduling circuits. Each input/output signal is explained below.

Event signal (as input signal)

This event signal is obtained by the OR logic among the event signals transmitted from all PE's (32 PE's in this embodiment) located on the boundary of the control group, and is used as the input signal. This signal is one bit for four directions of E, W, N, and S.

Window number signal (as input signal)

The window number signal of the adjacent scheduling circuit 110 is input as the input signal. The window number signal has eight bits as shown in Fig. 8B for four directions of E, W, N, and S. The scheduling circuit inputs the corresponding window number to the event signal when that event signal is activated, and performs the queueing.

Self-event signal (as input signal)

This signal is obtained by the OR logic among all event signals of the PE's included in its own control group, and has one bit.

Window number signal (as output signal)

This signal is the window number signal output to the adjacent scheduling circuit 110, and has eight bits for four directions of E, W, N, and S.

Base address signal (as output signal)

This signal is an output signal to the real address generation circuit 120 indicating the corresponding address to the window number of the virtual PE read-out from the head of the queue.

Various control signals (as input/output signal)

These signals are output or input signals to or from the controller 10. For example, the control signal NEXT is a signal to indicator reading out a next virtual PE from the queue, and the control signal DIR is a signal to indicate the direction of the data flow in four directions E, W, N, and S. The control signal EMPTY is a signal to indicate vacancy of the input signal, the clock signal, and the queue.

Figure 11 is a block diagram for explaining the pseudo processor element (PE) shown in Fig. 4. In Fig. 11, the boundary BD of the control group is provided between the processor elements 8A and 8B. That is, the PE 14A is adjacent to the PE 14B. The pseudo PE (PS-PE) 150A is provided adjacent to the PE 14A, and the pseudo PE 150B is provided adjacent to the PE 14B, respectively.

The pseudo PE is provided for ensuring the consecutiveness of the processing between adjacent control groups. This is because the adjacent control group can not receive the necessary value of the window when the object window between the adjacent control groups is different. Accordingly, as shown in Figs. 4 and 11, the pseudo PE is provided to each end of the row of the PE's in each control group. Therefore, when the object window is consecutive between adjacent control groups, the pseudo PE's are not used and the PE 14A directly accesses the PE 14B by switching the selectors S1 and S2.

When the PE 14A performs the read/write (R/W) operation to its own external memory 200A, the write data is simultaneously written to the external memory 200a belonging to the pseudo PE 150A. When the PE 14A transmits the data to the PE 14B, the pseudo PE 150A reads the data from the external memory 200a and transmits that data to the PE 14B through the selector S1 instead of the PE 14A. The address of the external memory 200a is the window address of the PE 14B side. The same operation as the above is performed in case of the data transmission from the PE 14B to the PE 14A. Although this drawing shows the connection of one direction as the lattice of one dimension, it is possible to connect two directions as a lattice of two dimensions.

Figure 12 is a detailed block diagram of the scheduling circuit shown in Fig. 4 and Figures 13 to 19 are detailed circuits of the diagram in Fig. 12.

In Fig. 12, reference number 500 denotes an input circuit for the window number, 510 a registration table, 520 a consecutiveness detection circuit, 530 an input circuit for the event, 540 an event interpretation circuit, 550 a first-in/first-out (FIFO) circuit, 560 a registration flag circuit, 570 an address holding circuit, and 580 an address calculation circuit. Further, R1 to R4 denote registers for the pipe-line control.

The input circuit 500 inputs the window number determined from the four adjacent directions E, W, N, and S, where DIR is the control signal for indicating the data flow. This circuit is shown in detail in Fig. 13.

In Fig. 13, R10 denotes a register for holding the window numbers input from four directions E, W, N and S. S10 denotes a selector for selecting the window number in response to the control signal DIR and outputting the selected window number having eight bits.

The registration table 510 is a table for storing flags indicating whether or not the window number is registered. One bit is assigned to each window in a maximum of 256 windows. Accordingly, the window number from the input circuit 500 becomes the address in the table 510. Therefore, double registration of a window number is prevented by this method.

The consecutiveness detection circuit 520 determines the consecutiveness between the present area and the adjacent area. The detailed circuit is shown in Fig. 14.

In Fig. 14, COMP denotes a comparator, 600 an encoder (ECD), OR an OR circuit, and S20 a selector (SEL). CE, CW, CN and CS denote registers for storing the resultant data of the detection of the consecutiveness until the reset signal is input. The comparator COMP compares the upper bits of the address of its own control group with the window number input from the input circuit 500. When the former coincides with the latter, the encoder 600 outputs an enable signal in response to the direction control signal DIR. The enable signal is stored in the registers CE, CW, CN and CS as consecutiveness data and the consecutiveness data C-FLAG is output from the selector S20 in response to the control signal DIR.

The event input circuit 530 receives the event signals from four directions. The detailed circuit is shown in Fig. 15.

In Fig. 15, EVCLR denotes an event clear signal to clear each register R. S30 denotes a selector circuit. The register R is cleared by the event clear signal EVCLR. When the event signal is loaded in the register R, the event signal is output from the selector S30 through the AND circuit.

The event interpretation circuit 540 judges whether or not the queuing of the window number

should be performed, or whether or not the present address should be held. The detailed logic table for determining the output from this circuit 540 is shown in Fig. 16.

In Fig. 16, T denotes an active state of the signals. The registration signal REG indicating the queuing of the window number is output from the circuit 540 only when the output of the input circuit 530 is active. The address holding signal AHS is output when the consecutiveness signal C-FLAG and the event signal are active. Further, the address holding circuit is output when the self-event signal is active.

The FIFO 550 stores the window number to be processed in accordance with the event signal. The detailed circuit is shown in Fig. 17.

In Fig. 17, MEM denotes a memory having the capacity of 8×256 bits, R40 to R43 registers, S40 a selector, WCNT a write counter to output the write address, RCNT a read counter to output the read address, and COMP a comparator. When the registration signal is set in the register R41, the window number stored in the register R40 is written to the address indicated by the write counter WCNT in the memory MEM. Further, the content of the address of the memory MEM is read out in response to the control signal NEXT through the register R42 and the AND circuit, and output through the register R43. When the comparator detects coincidence between the content of the write counter WCNT and the content of the read counter RCNT, a signal EMPTY indicating the vacant state is output.

The registration flag circuit 560 is shown in detail in Fig. 18. In Fig. 18, 700 denotes an encoder, and R a register. The direction of the registered window number is stored in the register R after being encoded by the encoder 700 in accordance with the direction control signal DIR.

The address calculation circuit 580 outputs the window number to be informed to the adjacent control group and the upper address bits used for generation of the real address based on the window number read out from the FIFO 550. The detailed circuit is shown in Figs. 19A to 19C.

In Fig. 19A, in the boundary of the window, the control group sends the window numbers $(A + 1)$ and $(A - 1)$ for the horizontal direction, and sends the window numbers $(A + B)$ and $(A - B)$ for the normal direction, where B denotes the number of the window for the transverse direction when the virtual area is divided into the plural windows.

In Fig. 19B, the boundary of the window is distinguished by the boundary marks (E, W, N, S) 80. The value of each boundary mark is set by the controller 10 in the initial stage.

In Fig. 19C, ALU denotes calculation circuit, R80 to R82 registers, and S80 to S82 selectors.

The calculation circuit ALU calculates any of the window numbers A, $A \pm 1$, and $A \pm B$ in accordance with the boundary mark E, W, N, S shown in Fig. 19B. An address designation value ADD-DEG indicates a mode using the address transmitted from the controller 10 as an absolute address regardless of the present window number. When this mode is designated, the address designation value ADD-DEG is transmitted to the real address generation circuit 120 through the selectors S80 and S82.

Figure 20 is a detailed block diagram of the real address generation circuit. In Fig. 20, R100 to R105 denote registers, S100 to 103 selectors, and OR denotes OR circuits. The input signals to this circuit are the relative address of the virtual PE transmitted from the controller 10, the upper address bits output from the address calculation circuit 580, and the adjacent window numbers input from the input circuit 500. The real address to the PE belonging to its own control group is generated by adding the relative address set in the register R100 to the upper address bits set in the register R101 as shown in Fig. 8B. As shown in Fig. 8B, in the upper eight bits, when the base address and the relative address overlap, one side is set to "0". The real address is obtained by the logic OR calculation. In this case, the lower eight bits of the real address are the same bits as transmitted from the controller 10.

Further, to generate the real address for the adjacent pseudo PE, the window number of the adjacent PE is set in the registers R102 to R105. Further, the window numbers are controlled by the selectors S100 to S103 to be the address of the adjacent control group when loading (L), and to be the self-address when saving (S).

In this embodiment, although the multi-processor is constituted by lattice coupling, it is possible to constitute it by hyper-cubic coupling in accordance with the application.

Claims

1. A parallel computer system using a SIMD method constituted by a controller and a plurality of processor elements, each of said processor elements having a storage means to store data to be processed, said controller controlling operation of said processor elements, and said parallel computer system performing processing of said data based on a calculation control signal transmitted from said controller, said parallel computer system comprising:

a plurality of control group, each of said control groups being constituted by a number of processor elements divided from a plurality

of said processor elements, for use as an address control unit,

a plurality of scheduling means, each of said scheduling means provided for one of said control groups and operatively connected to said controller, and for receiving and managing an event signal designating an address signal for data to be processed and transmitted from an adjacent control group, and

a plurality of real address generation means, each of said real address generation means provided for one of said control groups and connected between said controller, said scheduling means, and said control group, for generating an address signal for data to be processed by a processor element belonging to said control group based on a base address determined by said event signal to be managed by said scheduling means and an address signal applied from said controller.

2. A parallel computer system as claimed in claim 1, wherein each of said control groups further comprises a plurality of pseudo processor elements, each pseudo processor element being connected to each processor element located in a boundary of an adjacent control group, and for transmitting data at data address to be handled by said processor element to the processor element belonging to said adjacent control group.
3. A parallel computer system as claimed in claim 1 or 2, wherein each said processor element and said pseudo processor element further comprise external memories to store read and write data, said write data being simultaneously written into said external memory of said pseudo processor element when said processor element writes data into its own external memory.
4. A parallel computer system as claimed in claim 3, wherein memory space of said external memory of said processor element is divided into a plurality of memory spaces (windows) of virtual processor elements.
5. A parallel computer system as claimed in claim 4, wherein each of said windows comprises a window number as a base address, said virtual processor element comprises a virtual processor element address as a relative address, and a real address of said processor element is obtained by adding said base address to said relative address or by performing a logical OR operation between said base address and said relative address.

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8A




Fig. 8B




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15

Fig. 16

INPUT				OUTPUT	
REGISTRATION OUTPUT	CONSECUTIVENESS OUTPUT	EVENT OUTPUT	SELF-EVENT	REGISTRATION	ADDRESS HOLDING
F	F	F	F	F	F
T	F	F	F	F	F
F	T	F	F	F	F
T	T	F	F		
F	F	(T)	F	(T)	F
T	F	T	F	F	F
F	(T)	(T)	F	F	(T)
T	T	T	F		
—	—	—	(T)	F	(T)

Fig. 17





Fig. 18

Fig. 19A




Fig. 19B




Fig. 19C

